PIC16C63A-04I/SO【PDF 76/184 页】IC MCU OTP 4KX14 PWM 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

72页 73页 74页 75页 [76页]77页 78页 79页 80页

167

SAM7S Series [DATASHEET]

6175M–ATARM–26-Oct-12

23.7.2.3

Internal Interrupt Edge Triggered Source

Figure 23-8.

Internal Interrupt Edge Triggered Source

23.7.2.4

Internal Interrupt Level Sensitive Source

Figure 23-9.

Internal Interrupt Level Sensitive Source

23.7.3

Normal Interrupt

23.7.3.1

Priority Controller

An 8-level priority controller drives the nIRQ line of the processor, depending on the interrupt conditions occurring

on the interrupt sources 1 to 31 (except for those programmed in Fast Forcing).

Each interrupt source has a programmable priority level of 7 to 0, which is user-definable by writing the PRIOR field

of the corresponding AIC_SMR (Source Mode Register). Level 7 is the highest priority and level 0 the lowest.

As soon as an interrupt condition occurs, as defined by the SRCTYPE field of the AIC_SMR (Source Mode Regis-

ter), the nIRQ line is asserted. As a new interrupt condition might have happened on other interrupt sources since

the nIRQ has been asserted, the priority controller determines the current interrupt at the time the AIC_IVR (Inter-

rupt Vector Register) is read. The read of AIC_IVR is the entry point of the interrupt handling which allows the

AIC to consider that the interrupt has been taken into account by the software.

The current priority level is defined as the priority level of the current interrupt.

If several interrupt sources of equal priority are pending and enabled when the AIC_IVR is read, the interrupt with

the lowest interrupt source number is serviced first.

The nIRQ line can be asserted only if an interrupt condition occurs on an interrupt source with a higher priority. If

an interrupt condition happens (or is pending) during the interrupt treatment in progress, it is delayed until the soft-

ware indicates to the AIC the end of the current service by writing the AIC_EOICR (End of Interrupt Command

Register). The write of AIC_EOICR is the exit point of the interrupt handling.

MCK

nIRQ

Peripheral Interrupt

Becomes Active

Maximum IRQ Latency = 4.5 Cycles

MCK

nIRQ

Maximum IRQ Latency = 3.5 Cycles

Peripheral Interrupt

Becomes Active

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式